Discussions

• 1 You must be logged in to vote

  🙏

  Tensorflow 2.14.1 not accessing GPU

  Rezef asked Feb 9, 2025 in Q&A · Unanswered

  

  

  

  

  2
• 1 You must be logged in to vote

  💬

  Does hls4ml support deploying LSTM or GRU networks to FPGAs???

  gitgitLL started Apr 18, 2025 in General

  

  

  1
• 1 You must be logged in to vote

  🙏

  Error when parsing.

  Boostedx asked Apr 12, 2025 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  💬

  configuration opencl

  Gabriel-MarcoSilva started Apr 11, 2025 in General

  

  

  0
• 1 You must be logged in to vote

  🙏

  Kria support

  chim20air asked Apr 10, 2025 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  How to use axi stream interface on non-PYNQ boards

  adhowe3 asked Apr 9, 2025 in Q&A · Closed · Answered

  

  

  3
• 1 You must be logged in to vote

  🙏

  Is it possible to write the build script and HLS source files to a directory without having Vitis HLS installed?

  rolson24 asked Apr 4, 2025 in Q&A · Unanswered

  

  

  2
• 1 You must be logged in to vote

  🙏

  Need Help with oneAPI backend

  Boostedx asked Apr 2, 2025 in Q&A · Answered

  

  

  2
• 1 You must be logged in to vote

  💡

  Suppression of Vitis_hls and Vivado outputs during build.

  henripetrow started Apr 1, 2025 in Ideas

  

  

  1
• 1 You must be logged in to vote

  🙏

  Module 'myproject_fpext_32ns_64_4_no_dsp_1_ip' not found

  chiutamarcel asked Mar 16, 2025 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  Fixed point input to model

  rf-ml asked Mar 27, 2025 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  💬

  TLAST Signal Missing in IP Core Generated by HLS4ML

  SIRIDHARI started Mar 25, 2025 in General

  

  

  1
• 1 You must be logged in to vote

  🙏

  Is it okay to use Vivado as backend when deploying on PYNQ-Z2?

  bluemoon0321 asked Mar 21, 2025 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  tutorial part 7a: partitioned elements number has exceeded the threshold leading to Pre-synthesis faild

  bluemoon0321 asked Mar 18, 2025 in Q&A · Unanswered

  

  

  

  

  15
• 1 You must be logged in to vote

  🙏

  Main Optimizer Error

  Boostedx asked Mar 19, 2025 in Q&A · Answered

  

  

  3
• 1 You must be logged in to vote

  🙏

  Missing files on Vitis HLS backend deployment

  Viggo-Avila asked Feb 7, 2025 in Q&A · Answered

  

  

  

  

  21
• 1 You must be logged in to vote

  🙏

  Intel HLS Installation not Found. Make sure 'i++' is on the path

  Viggo-Avila asked Mar 11, 2025 in Q&A · Answered

  

  

  

  

  10
• 1 You must be logged in to vote

  🙏

  Vivado HLS not found and PYNQ-ZU for ver. 1.0.0.0

  Viggo-Avila asked Feb 6, 2025 in Q&A · Unanswered

  

  

  

  

  7
• 1 You must be logged in to vote

  🙏

  How to config the array_partition size in Vivado_HLS?

  CHFang731 asked Mar 12, 2025 in Q&A · Answered

  

  

  

  

  9
• 1 You must be logged in to vote

  🙏

  Part 7 tutorial on Quartus and DE1-SoC board?

  Viggo-Avila asked Mar 13, 2025 in Q&A · Unanswered

  

  

  0
• 4 You must be logged in to vote

  📣

  New tutorial section on Pynq

  thesps announced Feb 1, 2022 in Announcements

  

  

  

  

  5
• 1 You must be logged in to vote

  🙏

  Error while running tutorial part7a (file w2.txt does not exist)

  bluemoon0321 asked Mar 12, 2025 in Q&A · Unanswered

  

  

  15
• 1 You must be logged in to vote

  🙏

  tutorial part7a Synthesize and make bitfile -ERROR: [BD 5-390] IP definition not found for VLNV: xilinx.com:hls:myproject_axi:1.0

  bluemoon0321 asked Mar 12, 2025 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  Pynq-Z2 compatibility with VitisAccelerator backend

  DivineMK asked Mar 7, 2025 in Q&A · Answered

  

  

  

  

  9
• 1 You must be logged in to vote

  🙏

  Error in code synthesys

  andresfbt asked Feb 26, 2025 in Q&A · Unanswered

  

  

  3