|
1 | | -# V-Model Automotive Portfolio |
| 1 | +# 1) What is the V-Model (in automotive) |
2 | 2 |
|
3 | | -This repository demonstrates an end-to-end **V-model** approach for automotive software development. |
4 | | -It contains templates, a worked case study (Lane-Keep Assist), model artifacts, code examples, test reports, |
5 | | -a learning roadmap, and an interview-ready portfolio. |
| 3 | +* Lifecycle that pairs **development (left side)** with **verification & validation (right side)**: |
6 | 4 |
|
7 | | -## Quick links |
8 | | -- `case-studies/` — full projects with traceability and results |
9 | | -- `templates/` — requirements/test/traceability templates |
10 | | -- `learning-plan/` — roadmap & weekly log |
11 | | -- `portfolio/` — recruiter-friendly artifacts |
| 5 | + * Left: stakeholder → system → functional → detailed design → implementation |
| 6 | + * Right: unit → integration → system → acceptance testing |
| 7 | +* Key principles: |
12 | 8 |
|
13 | | -## How to use |
14 | | -1. Clone the repo. |
15 | | -2. Explore `case-studies/lane-keep-assist` for an end-to-end example. |
16 | | -3. Copy CSV templates from `templates/` into new projects. |
17 | | -4. Use `scripts/` for automation helpers. |
| 9 | + * **Traceability**: every requirement traced to design, code and tests |
| 10 | + * **Mirror verification**: each design activity has a corresponding verification activity |
| 11 | + * Used extensively where safety, audits and regulatory evidence matter (OEMs, suppliers) |
18 | 12 |
|
| 13 | +--- |
| 14 | + |
| 15 | +# 2) Standards & concepts to know |
| 16 | + |
| 17 | +* **ISO 26262** — functional safety lifecycle and ASILs (safety classification) |
| 18 | +* **Automotive SPICE (ASPICE)** — process reference & assessment model |
| 19 | +* **Model-Based Design (MBD)** — Simulink/Stateflow → simulation → auto code generation |
| 20 | +* **MISRA C, static analysis** — safe coding & verification practices |
| 21 | +* **Test levels**: MIL / SIL / PIL / HIL — progressive verification from models to real hardware |
| 22 | +* **AUTOSAR** — common architecture for automotive ECUs (classic / adaptive) |
| 23 | + |
| 24 | +--- |
| 25 | + |
| 26 | +# 3) High-level flow / how a V-model project runs |
| 27 | + |
| 28 | +* Item / stakeholder requirements → system requirements → architecture → functional design → detailed design → implementation |
| 29 | +* Then reverse: unit test → module/integration test → system test → validation/acceptance |
| 30 | +* Constant activities: requirements management, configuration management, traceability, change control, verification evidence capture |
| 31 | + |
| 32 | +--- |
| 33 | + |
| 34 | +# 4) Tools & where they fit (common professional stack) |
| 35 | + |
| 36 | +* **Requirements & ALM** |
| 37 | + |
| 38 | + * IBM DOORS, Polarion, Jama — requirements, baselines, traceability |
| 39 | + * Jira / Azure DevOps — task tracking, work items |
| 40 | +* **Modeling & architecture** |
| 41 | + |
| 42 | + * MATLAB / Simulink / Stateflow — model-based design, simulation, auto-code |
| 43 | + * Vector PREEvision, Enterprise Architect — E/E architecture, CAN matrix |
| 44 | +* **Implementation & embedded** |
| 45 | + |
| 46 | + * IAR, Green Hills, GCC toolchains; AUTOSAR toolchains |
| 47 | +* **Verification & test** |
| 48 | + |
| 49 | + * dSPACE — SIL/HIL test benches |
| 50 | + * Vector CANoe / CANalyzer — bus simulation and system integration testing |
| 51 | + * Polyspace / Coverity / Klocwork — static analysis |
| 52 | + * Unit test frameworks (VectorCAST, googletest), automated test runners |
| 53 | +* **DevOps / traceability** |
| 54 | + |
| 55 | + * Git/GitLab, Jenkins — CI/CD, automated builds/tests |
| 56 | + * Integration between ALM and CI to maintain trace links and automated evidence |
| 57 | + |
| 58 | +--- |
| 59 | + |
| 60 | +# 5) Methods & modern adaptations |
| 61 | + |
| 62 | +* **Model-based engineering** — shift-left verification, simulate earlier |
| 63 | +* **Hybrid Agile + V** — sprints for software delivery within overall V milestones (traceability still maintained) |
| 64 | +* **Continuous verification** — CI pipelines for builds, unit tests, regression testing on embedded code |
| 65 | + |
| 66 | +--- |
| 67 | + |
| 68 | +# 6) How to learn & upskill (roadmap) |
| 69 | + |
| 70 | +* **Concepts (2–3 days):** V-model overview, ISO26262 & ASPICE awareness |
| 71 | +* **Model-Based Design (2–4 weeks):** Simulink/Stateflow tutorials, build & simulate simple controller |
| 72 | +* **Requirements & traceability (1–2 weeks):** learn a requirements tool, create trace matrix |
| 73 | +* **Embedded implementation & unit testing (2–4 weeks):** C or generated code + unit tests + static analysis |
| 74 | +* **Integration & HIL basics (2–4 weeks):** CAN fundamentals, Vector/dSPACE demos or labs |
| 75 | +* **Safety/process literacy (2–4 weeks):** ISO26262 training, ASPICE intro |
| 76 | +* **Capstone project (4–8 weeks):** end-to-end small project to produce portfolio artifacts |
| 77 | + |
| 78 | +--- |
| 79 | + |
| 80 | +# 7) Concrete case study (mini project): **Lane-Keep Assist (LKA) prototype** |
| 81 | + |
| 82 | +* **Scope**: simple LKA controller verifying lateral error ≤ 0.5 m at 50–100 km/h on straight roads |
| 83 | +* **Left side artifacts (development)**: |
| 84 | + |
| 85 | + * Stakeholder/item requirements (R-001…) |
| 86 | + * System requirements (performance, latency, interfaces) |
| 87 | + * Functional design (block diagram, state machine) |
| 88 | + * Software architecture (lane perception, controller, actuator interface) |
| 89 | + * Detailed design (Simulink model or C pseudo-code) |
| 90 | + * Implementation (auto-generated C or hand-coded modules) |
| 91 | +* **Right side artifacts (verification)**: |
| 92 | + |
| 93 | + * Unit tests (controller function edge cases) |
| 94 | + * Integration tests (perception + controller in SIL) |
| 95 | + * System tests (virtual HIL with vehicle model + CAN messages) |
| 96 | + * Validation report & metrics (test logs, pass/fail vs requirements) |
| 97 | +* **Deliverables for portfolio**: |
| 98 | + |
| 99 | + * Requirements list + traceability matrix |
| 100 | + * Architecture and model screenshots |
| 101 | + * Unit/integration test reports and logs |
| 102 | + * Safety checklist / HARA summary (if ASIL used) |
| 103 | + * Short demo video (1–3 min) of simulation/test run |
| 104 | + * Git repo with README describing how to run tests |
| 105 | + |
| 106 | +--- |
| 107 | + |
| 108 | +# 8) Templates you can copy (minimal examples) |
| 109 | + |
| 110 | +**Requirement CSV row** |
| 111 | + |
| 112 | +``` |
| 113 | +ReqID,R_Title,R_Description,Source,Priority,ASIL,VerificationMethod,Owner |
| 114 | +R-001,Maintain lane,Vehicle lateral error <=0.5 m at 50-100 km/h,Stakeholder,High,QM,System test/HIL,A.Meier |
| 115 | +``` |
| 116 | + |
| 117 | +**Test case CSV row** |
| 118 | + |
| 119 | +``` |
| 120 | +TestID,ReqID,Objective,Precondition,Steps,Input,Expected,Result |
| 121 | +T-001,R-001,Verify lateral error at 80 km/h,Vehicle model loaded,Run scenario 'straight_80',Sensor data log,Max lateral error <=0.5m,Pass |
| 122 | +``` |
| 123 | + |
| 124 | +**Example test matrix (short)** |
| 125 | + |
| 126 | +* Req → UnitTest | IntegrationTest | SystemTest | Validation |
| 127 | + |
| 128 | + * R-001 → ✔ | ✔ | ✔ | ✔ |
| 129 | + * Latency Req → ✔ | ✔ | ✔ | ✔ |
| 130 | + |
| 131 | +--- |
| 132 | + |
| 133 | +# 9) 6–10 week solo schedule (example) |
| 134 | + |
| 135 | +* Week 1: Item & system requirements; set up tools (Simulink, Git, Polarion/Jira) |
| 136 | +* Week 2: Architecture & functional design (block diagrams, state machines) |
| 137 | +* Weeks 3–4: Model implementation (Simulink) + unit tests + auto code generation |
| 138 | +* Week 5: Integration tests (SIL/MIL), static analysis, defect fixes |
| 139 | +* Week 6: System tests (virtual HIL), validation report |
| 140 | +* Week 7: Polish artifacts, create demo video, assemble portfolio |
| 141 | + |
| 142 | +--- |
| 143 | + |
| 144 | +# 10) How to showcase in a portfolio (what reviewers expect) |
| 145 | + |
| 146 | +* One-page project summary: goal, your role, tools, timeline, safety/process targets |
| 147 | +* Small requirements snapshot + **traceability sample** (req → model → test) |
| 148 | +* Architecture & design artifacts (PNG/SVG, Simulink screenshot) |
| 149 | +* Test evidence: unit test reports, integration logs, HIL summary |
| 150 | +* Code sample (selected files) with README and instructions to run tests |
| 151 | +* Short demo video (1–3 min) showing verification vs requirement |
| 152 | +* Safety/process evidence (HARA summary, ASPICE checklist) |
| 153 | +* Lessons learned & measurable outcomes |
| 154 | + |
| 155 | +--- |
| 156 | + |
| 157 | +# 11) Audit & interview checklist |
| 158 | + |
| 159 | +* Requirements versioned and accessible (DOORS/Polarion or export) |
| 160 | +* Traceability matrix showing coverage for every requirement → test |
| 161 | +* Unit test reports + static analysis (Polyspace/other) |
| 162 | +* Integration/system test summaries with logs and pass/fail criteria |
| 163 | +* Safety rationale / HARA if ISO26262 applied |
| 164 | +* Demo video and a README that maps artifacts to V-model phases |
| 165 | + |
| 166 | +--- |
| 167 | + |
| 168 | +# 12) Popular professional tools recap (quick) |
| 169 | + |
| 170 | +* Requirements: **DOORS, Polarion, Jama** |
| 171 | +* Modeling: **Matlab/Simulink, Stateflow** |
| 172 | +* Architecture: **Vector PREEvision, Enterprise Architect** |
| 173 | +* Bus & integration: **Vector CANoe, CANalyzer** |
| 174 | +* HIL/SIL: **dSPACE** |
| 175 | +* Static analysis: **Polyspace, Coverity** |
| 176 | +* CI/DevOps: **Git/GitLab, Jenkins** |
| 177 | + |
| 178 | +Which of those would you like now? |
0 commit comments