-
Politecnico di Milano
- Politecnico di Milano
- davideconficconi.github.io
- https://orcid.org/0000-0002-5834-0812
Highlights
- Pro
Lists (31)
Sort Name ascending (A-Z)
aerospace
aie-npu
AIEngine
algorithms
asic
benchmarking
biocose
cgra
compiler
computer architectures
computer_vision
conference-org
cxl
dataviz
eda
fpga-generic
game boy
hft
homomorphic-encryption
lcg2324
lists
llm
machine_learning
network
neuromorphic
quantum
registration
regular_expression
list of stuff related to regexriscv
systems
utils
- All languages
- Assembly
- Bluespec
- C
- C#
- C++
- CMake
- CSS
- Coq
- Cuda
- Earthly
- Emacs Lisp
- Gnuplot
- Go
- HTML
- Haskell
- Isabelle
- Java
- JavaScript
- Julia
- Jupyter Notebook
- LLVM
- MLIR
- Makefile
- Markdown
- OCaml
- OpenQASM
- PHP
- Prolog
- Python
- R
- Ragel
- ReScript
- Rocq Prover
- Roff
- Ruby
- Rust
- Sail
- Scala
- Shell
- Stata
- SystemVerilog
- Tcl
- TeX
- TypeScript
- VHDL
- Verilog
- YARA
Starred repositories
Zama's Homomorphic Processing Unit implementation on FPGA
voidr3aper-anon / Vwarp
Forked from bepass-org/warp-plusan anti censorship utility for people who dont have access to free internet
SYCL-based Stencil Simulation Framework Targeting FPGAs
A tool to perform static analysis on regexes to determine whether they are vulnerable to ReDoS.
An implementation of regular expressions for Rust. This implementation uses finite automata and guarantees linear time matching on all inputs.
Performance comparison of regular expression engines.
A comparison of Regular Expression features in various languages and libraries.
EMT: An OS Framework for New Memory Translation Architectures
[CVPR26] TESSERA is a foundation model that can process time-series satellite imagery for applications such as land classification and canopy height prediction. Developed at the University of Cambr…
Toasty framework for cache-warm packet delivery
A search engine dedicated to CS conferences. It provides useful filters for conferences and year range.
📊 Save matplotlib figures as TikZ/PGFplots for smooth integration into LaTeX.
The SpiNNaker implementation of the PyNN neural networking language
Performance-portable, length-agnostic SIMD with runtime dispatch
Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
AUP Learning Cloud is a customized JupyterHub platform that delivers an intuitive, hands‑on AI learning experience with AMD‑accelerated toolkits.
This repo contains instructions, benchmarks, and files for running user space networking in gem5 simulator.
FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]
A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers


