Commits

Breadcrumbs

History for

onmain

User selector

All users

All time

Commit History

Commits on Aug 13, 2023

• More GPIO and sounds on iceFUN

  MichaelBell

  committed
  9d8f5d7

  Copy full SHA for 9d8f5d7

Commits on Aug 10, 2023

• Improved single cycle IO

  MichaelBell

  committed
  7023067

  Copy full SHA for 7023067

Commits on Aug 1, 2023

• Change the way peripheral access is encoded

  MichaelBell

  committed
  6d06793

  Copy full SHA for 6d06793

Commits on Jul 30, 2023

• Bit rate power of 2 divisor

  MichaelBell

  committed
  bfcb36f

  Copy full SHA for bfcb36f

• Fix RTS

  MichaelBell

  committed
  432b507

  Copy full SHA for 432b507

Commits on Jul 27, 2023

• Hardcode value of gp and tp registers. RTS on UART

  MichaelBell

  committed
  04a8bdc

  Copy full SHA for 04a8bdc

Commits on Jul 26, 2023

• Add UART RX

  MichaelBell

  committed
  eef4ebe

  Copy full SHA for eef4ebe

• Move UART module into nanoV repo and plumb in to Ice40 top.

  MichaelBell

  committed
  42547e2

  Copy full SHA for 42547e2

• External data input pathway

  MichaelBell

  committed
  2a375cc

  Copy full SHA for 2a375cc

Commits on Jul 16, 2023

• Minor fixes

  MichaelBell

  committed
  ef828f2

  Copy full SHA for ef828f2

Commits on Jul 14, 2023

• ICE using address/data output

  MichaelBell

  committed
  4610600

  Copy full SHA for 4610600

Commits on Jul 9, 2023

• Fix tests

  MichaelBell

  committed
  032e6e2

  Copy full SHA for 032e6e2

Commits on Apr 13, 2023

• Check 40MHz clock generates ok

  MichaelBell

  committed
  4bfd208

  Copy full SHA for 4bfd208

Commits on Apr 12, 2023

• Get 2 cycle instructions working, stores to LED array

  MichaelBell

  committed
  ddb0e4a

  Copy full SHA for ddb0e4a

Commits on Apr 11, 2023

• Try to get IO timing correct (sim testing)

  MichaelBell

  committed
  2b8a248

  Copy full SHA for 2b8a248

Commits on Apr 9, 2023

• Shift instructions

  MichaelBell

  committed
  709542e

  Copy full SHA for 709542e

Commits on Apr 7, 2023

• Timing setup

  MichaelBell

  committed
  b8b16b1

  Copy full SHA for b8b16b1

• Register file

  MichaelBell

  committed
  15b9879

  Copy full SHA for 15b9879

• 1-bit ALU

  MichaelBell

  committed
  1e7fea0

  Copy full SHA for 1e7fea0

Commits on Apr 6, 2023

• Initial commit

  MichaelBell

  committed
  2ab64b9

  Copy full SHA for 2ab64b9

Loading