Popular repositories Loading
-
sram-controller-uvm-verification
sram-controller-uvm-verification PublicSystemVerilog and UVM verification of an 8x8 SRAM memory controller with coverage, scoreboard, regression scripts, and bug-demo dashboard.
SystemVerilog 2
-
sky130-physical-verification-flow
sky130-physical-verification-flow PublicAutomated SKY130 DRC flow using KLayout, Python, and TCL to run custom design-rule checks, parse XML results, and generate an HTML violation dashboard.
Python
-
FPGA-Accelerated-LMS-Beamforming
FPGA-Accelerated-LMS-Beamforming PublicForked from esraaa71/FPGA-Accelerated-LMS-Beamforming
build a hardware-in-the-loop adaptive signal processing pipeline with validated FPGA vs CPU performance.
Python
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.

