Skip to content

[TIR][VM] Revert a change to lower_tvm_builtin.cc from #6126 #8274

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
tmoreau89 merged 2 commits into from
Sep 9, 2021
Merged

[TIR][VM] Revert a change to lower_tvm_builtin.cc from #6126 #8274

Changes from 1 commit
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
3787e93
revert a change to lower_tvm_builtin.cc from #6126
Jun 17, 2021
56331a4
disable sim target on VTA tutorial
Jul 28, 2021
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
disable sim target on VTA tutorial 
fix bad refactor

try again
  • Loading branch information
Matthew Brookhart committed Sep 7, 2021
commit 56331a4d1e5ca0dcee5435177bd57897cc2c9924
6 changes: 3 additions & 3 deletions vta/tutorials/frontend/deploy_classification.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -191,7 +191,7 @@
env.WGT_WIDTH,
start_name=pack_dict[model][0],
stop_name=pack_dict[model][1],
device_annot=(env.TARGET == "intelfocl" or env.TARGET == "sim"),
device_annot=(env.TARGET == "intelfocl"),
)
else:
relay_prog = mod["main"]
Expand All @@ -203,7 +203,7 @@
relay_prog, target=target, params=params, target_host=env.target_host
)
else:
if env.TARGET == "intelfocl" or env.TARGET == "sim":
if env.TARGET == "intelfocl":
# multiple targets to run both on cpu and vta
target = {"cpu": env.target_vta_cpu, "ext_dev": target}
with vta.build_config(opt_level=3, disabled_pass={"AlterOpLayout"}):
Expand All @@ -221,7 +221,7 @@
remote.upload(temp.relpath("graphlib.tar"))
lib = remote.load_module("graphlib.tar")

if env.TARGET == "intelfocl" or env.TARGET == "sim":
if env.TARGET == "intelfocl":
ctxes = [remote.ext_dev(0), remote.cpu(0)]
m = graph_executor.create(graph, lib, ctxes)
else:
Expand Down