Verification-of-APB-Protocol-using-UVM

• Built a test environment using UVM Methodology to verify APB Protocol. • Used QuestaSim to design and verify the module in SystemVerilog and Verilog. • Created UVM components like sequencer, driver, monitor, scoreboard, agent, environment, and testbench. • Generated a UVM coverage report.