Skip to content
View diegonagai's full-sized avatar

Block or report diegonagai

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. FemtoRV FemtoRV Public

    Port do processador FemtoRV (Bruno Levy) para a placa DE10-Lite

    Verilog 3

  2. SAP-1 SAP-1 Public

    Minha versão do processador SAP-1 (Malvino) em Verilog HDL

    Verilog