[Arm64] ASIMD Shift instructions - #36552

Merged

echesakov merged 33 commits into

dotnet:masterfrom

echesakov:Arm64-ASIMD-Shift-Instructions

May 21, 2020

Commits on May 14, 2020

Commits on May 15, 2020

Fix implementation of fcvtl{2} and fcvtn{2} in emitarm64.cpp instrsarm64.h
echesakov
committed
Update Arm64 unit tests for fcvtl{2} and fcvtn{2} in codegenarm64.cpp
echesakov
committed
Simplify CodeGen::genSIMDIntrinsicWiden in codegenarm64.cpp
echesakov
committed
Simplify CodeGen::genSIMDIntrinsicNarrow in codegenarm64.cpp
echesakov
committed
Update emitter::emitDispIns for fcvtl{2} and fcvtn{2} in emitarm64.cpp
echesakov
committed
Rename LD/ST column to info in emitarm64.cpp instrsarm64.h
echesakov
committed
Distinguish between right and left SIMD shifts (immediate) in instrsarm64.h
echesakov
committed
Add RSH info bit and emitter::emitInsIsVectorRightShift helper in emitarm64.cpp emitarm64.h
echesakov
committed
Support ASIMD right shifts in emitter::insEncodeVectorShift in emitarm64.cpp emitarm64.h
echesakov
committed
Overhaul ASIMD shifts in emitarm64.cpp emitarm64.h
echesakov
committed
Update Arm64 unit tests to include more corner cases in codegenarm64.cpp
echesakov
committed
Fix warning in emitarm64.h
echesakov
committed

Commits on May 21, 2020