Skip to content

add crr warning when compiling for sim

5fa7f72
Select commit
Loading
Failed to load commit list.
Merged

FPGA: add a warning when compiling the CRR design in the simulation flow #1318

add crr warning when compiling for sim
5fa7f72
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs