Open
Conversation
Collaborator
|
Hi Joe, First off, thanks for the work you've done here! |
Author
|
Hi Erik Danie,
Thank you for the response and please excuse the delay, I have had some
task forces I had to context switch within Intel. The promote request to
review the potential automation build paths for the open source repo. The
path that I duplicated for the Intel-Altera flow from the Xilinx flow is a
frankenstein from the simple one make file we can have for the Altera-Intel
tools. Would it be possible to set up a live meeting to discuss the changes
and give advice on which approach to go towards for Intel integration? I
believe the technical advice would help to fully automate the Intel build
process and future integration to the Intel One API.
…On Wed, May 20, 2020 at 7:06 PM Erik Danie ***@***.***> wrote:
Hi Joe,
First off, thanks for the work you've done here!
Are you asking if it is okay to make an entirely new synthesis flow for
Altera boards? If so, the answer is yes. The tcl scripts are totally vendor
specific, so it doesn't matter at all that one looks like the other.
Does the code here work as is? What boards have you tested it with? I am
willing to merge this stuff as long as we can label it as experimental
—
You are receiving this because you authored the thread.
Reply to this email directly, view it on GitHub
<#131 (comment)>,
or unsubscribe
<https://github.com/notifications/unsubscribe-auth/AJZYA3MQ3ZYAZVG3T2GARZ3RSR5BBANCNFSM4NEMAR4A>
.
--
Joseph Tarango
|
Add Intel FPGAs
S10DX Dev project
Compilation in project complete.
Intel make fpga system
Intel Cyclone IV board
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Hi Team,
I have been working to integrate the SiFive generated processor to a Intel FPGA synthesis, place, and route. Based on the implementation from Xilinx, it does not seem to be an appropriate fit for the tool chain to be partitioned in the current ordering. The code is a demo of what it looks like to integrate into the tcl and a single make file. The current approach I believe it would be best to use a single makefile that takes a file tree input.
Please let me know your thoughts and advice for the best path to integrate. The code in its current state is not ready to push and awaiting a decision from SiFive.