Skip to content
#

spi-protocol

Star

Here are 2 public repositories matching this topic...

Language: SystemVerilog
Filter by language
All 45 C 21 Verilog 7 C++ 6 Assembly 3 SystemVerilog 2 CSS 1 JavaScript 1 Python 1 Scala 1 VHDL 1

Gagandeep-25 / SPI_memory_controller_verification

Star 0

A complete UVM testbench for verifying an SPI memory controller. The environment includes configurable agents, constrained-random and directed sequences for read, write, reset, and error scenarios, protocol-driven driver and monitor, and a scoreboard that validates data consistency against an internal reference memory model.

memory verilog systemverilog uvm spi-protocol digitaldesign vlsi-design
  • Updated Feb 5, 2026
  • SystemVerilog

Improve this page

Add a description, image, and links to the spi-protocol topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the spi-protocol topic, visit your repo's landing page and select "manage topics."

Learn more