Commits

Branch selector

 master

User selector

mwachs5

All time

Commit History

Commits on Sep 18, 2018

• Merge pull request #242 from riscv/mpsse_flush

  Show description for 3a5bfb3
  mwachs5

  authored
  3a5bfb3

  Copy full SHA for 3a5bfb3

• riscv-openocd: mpsse_flush timeout

  mwachs5

  committed
  a0fca9c

  Copy full SHA for a0fca9c

Commits on Sep 7, 2018

• Merge pull request #240 from riscv/openocd_gdb_watchpoint

  Show description for 309be11
  mwachs5

  authored
  309be11

  Copy full SHA for 309be11

Commits on Sep 6, 2018

• OpenOCD: Bump to pick up reverted watchpoint behavior

  mwachs5

  committed
  fa0f584

  Copy full SHA for fa0f584

Commits on Sep 5, 2018

• Merge pull request #239 from riscv/bump-debug

  Show description for 0aa3a29
  mwachs5

  authored
  0aa3a29

  Copy full SHA for 0aa3a29

• debug: bump Spike to support custom registers

  mwachs5

  committed
  0981f00

  Copy full SHA for 0981f00

Commits on Sep 4, 2018

• debug: bump tests to get fixes for PrivChange, TriggerStoreAddressInstant, and friends

  mwachs5

  committed
  8eb7462

  Copy full SHA for 8eb7462

• debug: bump OpenOCD to support compliance tests

  mwachs5

  committed
  c4bdbfd

  Copy full SHA for c4bdbfd

Commits on May 22, 2018

• Merge pull request #208 from riscv/debug-mhrstest

  Show description for 40a134c
  mwachs5

  authored
  40a134c

  Copy full SHA for 40a134c

• riscv-tests/debug: bump for Multi-Thread test fix

  mwachs5

  committed
  659201e

  Copy full SHA for 659201e

Commits on May 15, 2018

• Merge pull request #206 from riscv/debug-tests-more-single-hart

  Show description for 7485048
  mwachs5

  authored
  7485048

  Copy full SHA for 7485048

• debug-tests: Bump debug tests for single-hart fixes

  mwachs5

  committed
  6b8425a

  Copy full SHA for 6b8425a

Commits on May 9, 2018

• Merge pull request #203 from riscv/openocd-faster-sim

  Show description for 84e9d5b
  mwachs5

  authored
  84e9d5b

  Copy full SHA for 84e9d5b

Commits on May 8, 2018

• Bump OpenOCD for speed optimizations and v11 fixes

  mwachs5

  committed
  e400497

  Copy full SHA for e400497

Commits on Apr 30, 2018

• Merge pull request #198 from riscv/bump-tests-for-debug-priv

  Show description for 26a7f7c
  mwachs5

  authored
  26a7f7c

  Copy full SHA for 26a7f7c

Commits on Apr 29, 2018

• riscv-tests: bump tests for debug priv test fixes

  mwachs5

  committed
  34a65de

  Copy full SHA for 34a65de

Commits on Apr 18, 2018

• riscv-tests: bump for better debug test timeouts

  mwachs5

  committed
  f8ef040

  Copy full SHA for f8ef040

Commits on Apr 14, 2018

• Merge pull request #185 from riscv/openocd_sba_option

  Show description for 7248863
  mwachs5

  authored
  7248863

  Copy full SHA for 7248863

• Bump OpenOCD for SBA Option command

  mwachs5

  committed
  249eac3

  Copy full SHA for 249eac3

Commits on Dec 21, 2017

• debug: bump OpenOCD so that it uses latest debug_defines

  mwachs5

  committed
  48dbf10

  Copy full SHA for 48dbf10

• tests: update env (was unintentionally reverted it seems)

  mwachs5

  committed
  d3e6381

  Copy full SHA for d3e6381

Commits on Nov 21, 2017

• Merge pull request #151 from riscv/bump-debug-tests-print-failures

  Show description for 19894ad
  mwachs5

  authored
  19894ad

  Copy full SHA for 19894ad

Commits on Nov 20, 2017

• debug: bump riscv-tests to pick up fix for printing failures

  mwachs5

  committed
  9b5626f

  Copy full SHA for 9b5626f

Commits on Nov 17, 2017

• bump riscv-tests/debug for Priv Tests fixes (#150)

  Show description for 09a1ffe
  mwachs5

  authored
  09a1ffe

  Copy full SHA for 09a1ffe

Commits on Nov 2, 2017

• Merge pull request #142 from riscv/more_timeout_fixes

  Show description for eb34a2c
  mwachs5

  authored
  eb34a2c

  Copy full SHA for eb34a2c

• debug: Bump riscv-tests for timeout fix

  mwachs5

  committed
  7434e09

  Copy full SHA for 7434e09

Commits on Aug 16, 2017

• bump OpenOCD to pick up some block memory fixes

  mwachs5

  committed
  f31fd73

  Copy full SHA for f31fd73

• debug: Update riscv-tests for proper logging

  mwachs5

  committed
  666f71d

  Copy full SHA for 666f71d

Commits on Aug 14, 2017

• bump riscv-tests to pick up debug changes

  mwachs5

  committed
  b3e1de5

  Copy full SHA for b3e1de5

Commits on Jul 3, 2017

• Merge pull request #102 from riscv/fesvr_dtm

  Show description for 6b60894
  mwachs5

  authored
  6b60894

  Copy full SHA for 6b60894

• fesvr: Bump to pick up multi-core DTM fixes

  mwachs5

  committed
  6c67a95

  Copy full SHA for 6c67a95

Commits on Jun 28, 2017

• Merge pull request #100 from riscv/fesvr-dont-die

  Show description for 75371b4
  mwachs5

  authored
  75371b4

  Copy full SHA for 75371b4

• fesvr: bump to pick up fixes and not dying on error

  mwachs5

  committed
  aa24491

  Copy full SHA for aa24491

Commits on Jun 15, 2017

• fesvr: Bump to pick up change to make all harts start at _start

  mwachs5

  committed
  8c9dacd

  Copy full SHA for 8c9dacd

Commits on May 18, 2017

• Merge pull request #76 from riscv/vcs_sim_cmd

  Show description for 14bbe5a
  mwachs5

  authored
  14bbe5a

  Copy full SHA for 14bbe5a

Pagination

Previous

Next