SIGFuzz framework and exploit introduced in the DATE 2023 paper titled "SIGFuzz: A Framework for Discovering Microarchitectural Timing Side Channels"
-
Updated
Apr 10, 2023 - Verilog
#
side-channel-attacks
Here are 4 public repositories matching this topic...
XDIVINSA: eXtended DIVersifying INStruction Agent to mitigate power side-channel leakage
risc-v side-channel side-channel-attacks countermeasures instruction-set-extension hardware-diversification
-
Updated
Aug 6, 2021 - Verilog
Improve this page
Add a description, image, and links to the side-channel-attacks topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the side-channel-attacks topic, visit your repo's landing page and select "manage topics."